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(57) ABSTRACT 
A voltage controlled oscillator-phase lock loop (VCO-PLL) 
system includes a voltage controlled oscillator (VCO) system 
implementing four-channel architecture, such that two bands 
support two channels; a phase-locked-loop (PLL) system; 
and a mixer system. The VCO system further includes a 
control circuit; a first cross-coupled oscillator system adapted 
to receive a source voltage; a second cross-coupled oscillator 
system adapted to receive the source voltage; and a plurality 
of isolation buffer systems adapted to protect the first and 
second cross-coupled oscillator systems. 
17 Claims, 13 Drawing Sheets 
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MILLIMETER-WAVE WIDEBAND VOLTAGE 
CONTROLLED OSCILLATOR 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
2 
This application is a national stage application and claims 
benefit of priority under 35 U.S.C. §371 of International 
Application No. PCT/US2008/079500 filed on 10 Oct. 2008, 
which claims benefit under 35 U.S.C. §119(e) of U.S. Provi-
sional Patent Application Nos. 60/978,804 and 60/978,865, 
both filed 10 Oct. 2007, the entire contents and substance of 
which are hereby incorporated by reference as if fully set 
forth below. 
VCO system further includes a control circuit; a first cross-
coupled oscillator system adapted to receive a source voltage 
and adapted to generate a first signal; a second cross-coupled 
oscillator system adapted to receive the source voltage and 
adapted to generate a second signal; and a plurality of isola-
tion buffer systems adapted to protect the first and second 
cross-coupled oscillator systems. Advantageously, the buffer 
systems eliminate the need for switches between the first and 
second cross-coupled oscillators. 
10 These and other objects, features and advantages of the 
15 
BACKGROUND 
Embodiments of the present invention relate to a voltage 
controlled oscillator (VCO). In particular, embodiments of 
the present invention relate to a millimeter-wave wideband 20 
VCO system implemented in CMOS (complimentary metal 
oxide semiconductor). 
There is a tremendous potential in terms of multi-gigabit 
wireless transmission using the unlicensed frequency-
band-i.e., approximately 57-64 GHz (Giga-Hertz) in the 25 
United States and approximately 59-64 GHz worldwide-for 
high-speed data transfer between storage devices, point-to-
point video, HDTV, wireless personal area networking 
(WPAN) applications, and the like. 
For a low-cost CMOS implementation, it is difficult to 30 
achieve approximately 7-8 GHz tuning range using a single 
VCO along with a single varactor. The varactors commer-
cially-available in CMOS are usually MOS varactors and, 
hence, the capacitance range is approximately less than 100% 
of the desired average value. Further, noise performances of 35 
large-sized varactors tend to perform poorly. Both the 
increased size of varactor and the reduced length of tuning 
inductor demand a better design to achieve the desired multi-
channel wide band operation. 
Many known design options fail to provide the needed 40 
multi-channel wide band solution. For example, a switched-
varactor system (as shown in FIG. 1), a switched-inductor 
system, and an active-inductor-based VCO system enable 
multi-band operations. Unfortunately, these designs are lim-
ited to an operating frequency of a maximum of 10-20 GHz. 45 
For instance, switched-inductor topology is not possible, 
because of increased switch loss, high switching capacitance 
for proper band switching, and low-Q resonance. Switched-
varactor solutions (again, for example, as illustrated in FIG. 
1) are difficult to implement in CMOS technologies; for 50 
instance, at greater than approximately 50 GHz, off-state 
capacitances inject noises and reduce the required tuning 
length. In fact, the switched-varactor solution is quite similar 
to a single VCO with a large varactor and, as a result, has the 
same disadvantages; specifically, the output power, reliabil- 55 
ity, and phase noise are sacrificed to obtain a simpler and more 
compact solution. 
present invention will become more apparent upon reading 
the following specification in conjunction with the accompa-
nying drawing figures. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic of a conventional switched-varactor 
design. 
FIG. 2 is a block diagram of a voltage controlled oscillator-
phase lock loop (VCO-PLL) system, in accordance with an 
exemplary embodiment of the present invention. 
FIG. 3A is another block diagram of the VCO-PLL system, 
in accordance with an exemplary embodiment of the present 
invention. 
FIG. 3B is a schematic of a voltage control oscillator sys-
tem, in accordance with an exemplary embodiment of the 
present invention. 
FIG. 4 is a schematic of a differential amplifier used in the 
VCO-PLL system, in accordance with an exemplary embodi-
ment of the present invention. 
FIG. 5 is a schematic of an injection locked divider, in 
accordance with an exemplary embodiment of the present 
invention. 
FIG. 6 is a block diagram of a programmable divider chain 
for the PLL, in accordance with an exemplary embodiment of 
the present invention. 
FIG. 7 is a schematic of a charge-pump, in accordance with 
an exemplary embodiment of the present invention. 
FIG. 8 is graphical representation of a control voltage for 
the PLL for 1 MHz reference frequency step, in accordance 
with an exemplary embodiment of the present invention. 
FIG. 9 is a graphical representation of simulated control 
characteristics of the VCO system, in accordance with an 
exemplary embodiment of the present invention. 
FIG. 10 is a graphical representation oflocking character-
istics of the VCO system, in accordance with an exemplary 
embodiment of the present invention. 
FIG. 11 is a block diagram of a progranimable frequency 
divider system, in accordance with an exemplary embodi-
ment of the present invention. 
FIG. 12A is a schematic of a toggle flip-flop for a divide-
by-2 divider circuit, in accordance with an exemplary 
embodiment of the present invention. 
FIG. 12B is a schematic of a cascaded toggle flip-flop 
divide-by-8 divider circuit, in accordance with an exemplary 
embodiment of the present invention. 
SUMMARY FIG.13 is a schematic ofa toggle flip-flop for a divide-by-3 
60 divider circuit, in accordance with an exemplary embodiment 
of the present invention. Briefly described, in an exemplary embodiment, the 
present invention relates to a voltage controlled oscillator-
phase lock loop (VCO-PLL) system. In an exemplary 
embodiment, the VCO-PLL system includes a voltage con-
trolled oscillator (VCO) system implementing four-channel 65 
architecture, such that two bands support two channels each; 
a phase-locked-loop (PLL) system; and a mixer system. The 
FIG. 14 is a schematic of a toggle flip-flop for divide-by-N 
divider, in accordance with an exemplary embodiment of the 
present invention. 
FIG. 15 is a schematic of a D-flip-flop for divide-by-3 and 
divide-by-5 circuits, in accordance with an exemplary 
embodiment of the present invention. 
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FIG. 16 is a schematic of a half-transparent register circuit 
design, in accordance with an exemplary embodiment of the 
present invention. 
FIG. 17 is a schematic of a divide-by-13 divider circuit, in 
accordance with an exemplary embodiment of the present 5 
invention. 
4 
systems. As for the PLL, a programmable divider can be used 
to obtain different LO frequencies, using the same reference 
frequency for the PLL. The switching controls are used in 
VCO power supplies and varactor controls for the VCO sys-
tems. To operate one of the VCO systems, the other one is 
preferably turned off, in order to avoid mixing. Power supply 
switching can be used to reduce the power consumption (e.g., 
in DC). 
In an exemplary embodiment, and as illustrated in FIGS. 
FIG. 18 is a schematic of a JK-flip-flop using the same 
D-flip-flop of the divide-by-2 circuit of FIG. 12A and the 
divide-by-8 circuit of FIG. 12B, in accordance with an exem-
plary embodiment of the present invention. 
FIG. 19 is a schematic of a transistor level D-flip-flop, in 
accordance with an exemplary embodiment of the present 
invention. 
10 3A-3B, the VCO system 200 includes a first cross-coupled 
oscillator system 300, a second cross-coupled oscillator sys-
tem 400, a plurality of isolation buffer systems SOO, and a 
control circuit system 800. 
Referring now to FIG. 3B, the first and second cross-FIG. 20 is a schematic of a multiplexer, in accordance with 
an exemplary embodiment of the present invention. 
DETAILED DESCRIPTION 
15 coupled oscillator systems 300 and 400 can be used to gen-
erate signals at different bands. The tuning lengths of the 
inductors of these oscillator systems 300 and 400 can be 
derived from the analyses based on the measurement of the 
To facilitate an understanding of the principles and features oscillators. In an exemplary embodiment, for reliable oscil-
of various embodiments of the present invention, they are 20 lation, the varactors are small, e.g., they have a varying 
explained hereinafter with reference to their implementation capacitance of approximately 40-80 fF. The buffers systems 
in an illustrative embodiment. In particular, an illustrative SOO are used for isolating a pair of differential amplifiers, as 
embodiment of the invention is described in the context of well as isolating the cross-coupled oscillator systems 300 and 
being a voltage controlled oscillator (VCO) system, as well as 400. In addition, the buffer systems SOO eliminatethe need for 
a VCO connected to a phase-locked-loop (PLL). 25 switches, which that are lossy at these frequencies, between 
Embodiments of the invention are not, however, limited to the cross-coupled oscillators 300 and 400. 
a VCO-PLL. Embodiments of the present invention can be The first cross-coupled oscillator system 300 is positioned 
usedtoprovideaPLLwithorwithoutaVCO,andaVCOwith between a first isolation buffer system SOOA and a second 
or without a PLL. isolation buffer system SOOB. The second cross-coupled 
The materials and components described hereinafter as 30 oscillator system 400 is positioned between a third isolation 
making up the various elements of the present invention are buffer system SOOC and a fourth isolation buffer system 
intended to be illustrative and not restrictive. Many suitable SOOD. Isolation buffer systems SOOB and SOOD generate posi-
materials and components that would perform the same or a tive outputs and isolation buffer systems SOOA and SOOC 
similar function as the materials and components described generate negative outputs. The outputs from all four isolation 
herein are intended to be embraced within the scope of the 35 buffer systems SOOA, SOOB, SOOC and SOOD are coupled to a 
invention. Further, such other materials not described herein differential amplifier 601, which is coupled to the PLL system 
can include, but are not limited to, materials that are <level- 600, as well as to a differential amplifier 701, which is 
oped after the time of the development of the invention, for coupled to the mixer system 700. 
example. More specifically, the first cross-coupled oscillator system 
Referringnowtothefigures, whereinlikereferencenumer- 40 300 of the VCO system 200 contains at least two channels, 
als represent like parts throughout the view, embodiments of i.e., the first and second charmels. The first cross-coupled 
the present invention will be described in detail. oscillator system 300 can receive the source voltage 201 (i.e., 
As illustrated in the block diagrams of FIGS. 2 and 3A, V dd). The source voltage 201 is coupled to a transistor 30S, 
embodiments of the present invention relate to a VCO-PLL which comprises a source 30Ss, a gate 30Sg, and a drain 30Sd. 
(voltage controlled oscillator-phase lock loop) system 100. 45 The source voltage 201 is fed to the source 30Ss of the 
The VCO-PLL system 100 includes a VCO system 200, a transistor 30S. The gate 30Sg is coupled to the control circuit 
PLL system 600, and a mixer system 700. The VCO-PLL system 800 (described more fully below), and the drain30Sd 
system 100 can be implemented in CMOS, e.g., 90 nm CMOS is coupled to a first node 306.A first inductor 308 is positioned 
technology. In an exemplary embodiment, the VCO-PLL sys- between the first node 306 and a second node 310. Addition-
tem 100 can be implemented in CMOS, such that it is inde- 50 ally, a second inductor 312 is positioned between the first 
pendent of the performance on MOS switches at higher fre- node 306 and a third node 314. A first varactor 318 is posi-
quencies. 
The VCO system 200 is illustrated, exemplarily, in the 
schematic of FIG. 3B, which builds upon the block diagram 
tioned between the second node 310 and a first tuning voltage 
802 CVtune 1 ), provided by the control circuit system 800. A 
second varactor 322 is positioned between the third node 314 
55 and the first tuning voltage vtunel 802. of FIG. 3A by illustrating the exemplary components of the 
given systems. Generally, the VCO system 200 is a multi-
band switched approach. The VCO system 200 implements 
four-channel architecture, such that two bands support two 
channels each. In an exemplary embodiment, the tuning line 
lengths of the cross-coupled VCO systems can be varied to 60 
obtain the desired frequency range. 
In an exemplary embodiment, the targeted band is approxi-
mately 57-64 GHz. With an intermediate frequency (IF) fixed 
to approximately 8 GHz, local oscillator (LO) frequencies 
can be shifted to achieve different charmels. Exemplarily, the 65 
LO frequency is approximately 49 to approximately 56 GHz. 
There may be a slight overlap of bands between two VCO 
The first cross-coupled oscillator system 300 further 
includes a second transistor 320 and a third transistor 330. 
The second transistor 320 comprises a source 320s, a gate 
320g, and a drain 320d. Similarly, the third transistor 330 
comprises a source 330s, a gate 330g, and a drain 330d. The 
drain 320d of the second transistor 320 is coupled to the 
second node 310. The drain 330d of the third transistor 330 is 
coupled to the third node 314. The gate 330g of the third 
transistor 330 is coupled to the second node 310. The gate 
320g of the second transistor 320 is coupled to the third node 
314. And the sources 320s and 330s are both coupled to a 
ground signal 32S. 
US 8,067,987 B2 
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The drain 320d of the second transistor 320 is coupled to 
the first isolation buffer system SOOA. The first isolation 
buffer system SOOA includes a transistor SOSA, which com-
prises a source SOS As, a gate SOS Ag, and a drain SOS Ad. The 
drain SOSAd is coupled to a first voltage buffer source S02 5 
(Vbufl). The gate SOSAg of the transistor SOSA is coupled to 
the drain 320d of the second transistor 320 of the first cross-
coupled oscillator system 300. The source SOSAs is coupled 
buffer system SOOD includes a transistor SOSD, which com-
prises a source SOSDs, a gate SOSDg, and a drain SOSDd. The 
drain SOSDd is coupled to the second voltage buffer source 
S04 (V buf2). The gate SOSDg of the transistor SOSD is coupled 
to the source 430s of the third transistor 430 of the second 
cross-coupled VCO system 400. The source SOSDs is coupled 
to a node SlOD. A buffer current SlSD (Ibuf) can be coupled 
between the node SlOD and ground 32S. A capacitor S20DC 
is coupled between the node SlOD and the second VCO to a node SlOA. A buffer current SlSA (Ibuf) can be coupled 
between the node SlOA and ground 32S. Further, a capacitor 
S20AC is coupled between the node SlOA and a first output 
node 202. 
The drain 330d of the third transistor 330 is coupled to the 
second isolation buffer system SOOB. The second isolation 
buffer system SOOB includes a transistor SOSB, which com-
prises a source SOSBs, a gate SOSBg, and a drain SOSBd. The 
drain SOSBd is coupled to the first voltage buffer source S02 
(Vbufl). The gate SOSBg of the transistor SOSB is coupled to 
the drain 330d of the third transistor 330 of the first cross-
coupled oscillator system 300. The source SOSBs is coupled 
to a node SlOB. A buffer current SlSB (Ibuf) can be coupled 
between the node Sl OB and ground 32S. In addition, a capaci-
tor S20BC is coupled between the node SlOB and a second 
output node 204. 
The second cross-coupled oscillator system 400 of the 
VCO system 200 contains at least two channels, i.e., the third 
and fourth channels. The second cross-coupled oscillator sys-
tem 400 can receive the source voltage 201 (i.e., V dd). The 
source voltage 201 is coupled to a transistor 40S, which 
comprises a source 40Ss, a gate 40Sg, and a drain 40Sd. The 
source voltage 201 is fed to the source 40Ss of the transistor 
40S. The gate 40Sg is coupled to the control circuit system 
800 (described more fully below), and the drain 40Sd is 
coupled to a first node 406. A first inductor 408 is positioned 
between the first node 406 and a second node 410. In addition, 
a second inductor 412 is positioned between the first node 406 
and a third node 414. A first varactor 418 is positioned 
between the second node 410 and a second tuning voltage 804 
(Vtune2 ), provided by the control circuit system 800. A second 
varactor 422 is positioned between the third node 414 and the 
second tuning voltage vtune2 804. 
The second cross-coupled oscillator system 400 further 
includes a second transistor 420 and a third transistor 430. 
The second transistor 420 comprises a source 420s, a gate 
420g, and a drain 420d. Similarly, the third transistor 430 
comprises a source 430s, a gate 430g, and a drain 430d. The 
drain 420d of the second transistor 420 is coupled to the 
second node 410. The drain 430d of the third transistor 430 is 
coupled to the third node 414. The gate 430g of the third 
transistor 430 is coupled to the second node 410. The gate 
420g of the second transistor 420 is coupled to the third node 
414. And the sources 420s and 430s are both coupled to 
ground signals 32S. 
The drain 420d of the second transistor 420 is coupled to 
the third isolation buffer system SOOC. The third isolation 
buffer system SOOC includes a transistor SOSC, which com-
prises a source SOSCs, a gate SOSCg, and a drain SOSCd. The 
drain SOSCd is coupled to a second voltage buffer source S04 
(V6u12). The gate SOSCg of the transistor SOSC is coupled to 
the drain 420d of the second transistor 420 of the second 
cross-coupled VCO system 400. The source SOSCs is coupled 
to a node SlOC. A buffer current SlSC (Ibuf) can be coupled 
between the node SlOC and ground 32S. A capacitor S20CC 
is coupled between the node SlOC and the first VCO output 
node 202. 
The drain 430d of the third transistor 430 is coupled to the 
fourth isolation buffer system SOOD. The fourth isolation 
10 output node 204. 
The output of buffer system SOOA and the output of buffer 
system SOOC are directly connected to one another. Similarly, 
the output of buffer system SOOB and the output of buffer 
system SOOD are directly connected to one another. As a result 
15 of these connections, the buffer systems SOO (i.e., SOOA, 
SOOB, SOOC, and SOOD) act to eliminate the need for switches 
between the cross-coupled oscillators 300 and 400. 
The first VCO output node 202 and the second VCO output 
node 204 are coupled to both the differential amplifiers 601 
20 and 701. That is, the buffer outputs 202 and 204 of the VCOs 
300 and 400 are both fed to the differential amplifiers 601 and 
701. The outputs are amplified in a different path before 
applying to an injection-locked divider (ILD). The input 
matching is simplified as an inductive line for compactness 
25 and higher bandwidth in matching. Stub matching networks, 
however, can also be used as the input. The output matching 
networks can be designed according to matching require-
ments for receiver and transmitter mixers, as well as layout 
constraints. An exemplary schematic of the differential 
30 amplifier (601 and/or 701) is shown in FIG. 4. In an exem-
plary embodiment, the power consumptions of the differen-
tial amplifiers 601 and 701 are approximately 9 mW and 
approximately 15 mW for receiver and transmitter, respec-
tively. The power consumption of the differential amplifier at 
35 the input of ILD can be approximately 8 mW. 
As shown in FIG. S, the ILDs can be implemented using a 
cross-coupled configuration with free running frequency of 
approximately 26.5 GHz. The approximately 53 GHz differ-
ential signals can be injected on the oscillating nodes. Both 
40 NMOS and PMOS injections can be used. A bias network 
controls the DC-conditions for these injecting devices. A 
higher gate-to-source voltage difference can be used in 
PMOS, which obtains more injecting current and, hence, 
higher ranges oflocking. The tuning lines can be simulated in 
45 Momentum, based on measurement results. Meander lines 
can be used to make the layout more compact. In fact, mea-
surement results show that the locking range can be more than 
approximately 8 GHz. 
Referring now back to FIGS. 2 and 3A-3B, the control 
50 circuit system 800 is coupled to the PLL system 600. A 
control voltage from the PLL system 600 is provided to the 
control circuit system 800. The control circuit system 800 
permits switching between the two cross-coupled oscillator 
systems 300 and 400; this switching is controlled by a pair of 
55 transistors. Then, the particular tuning voltage, either vtunel 
802 or vtune2 804 is provided to the predetermined vco 
system 300 or 400. 
Further, the control circuit system 800 includes switches 
that are implemented using PMOS switches with high break-
60 down voltages. The pass gates can include two switches, e.g., 
NMOS and PMOS. The pass gates are capable of driving a 
signal ranging from approximately 0 to approximately 1.8 
Volts. De-coupling capacitors can be used after the tuning 
lines at the noted 306 and 406 (see FIG. 3B) to create a radio 
65 frequency (RF) ground and thus isolate the PMOS switches 
from the cross-coupled core for improved phase noise perfor-
mance. The drop across the switches is reduced for given DC 
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current consumption by using bigger devices with fingers. 
The pass gates can include two switches, i.e., NMOS and 
PMOS. To reduce the power consumption, nodes 502 and 306 
for the first cross-coupled oscillator system 300 and nodes 
504 and 406 for the second cross-coupled oscillator system 
400 can be reduced. Also the buffer current Ibufcan be digi-
tally controlled to provide isolation and to reduce the power 
consumption of the core in an off state. 
FIG. 6 illustrates a block diagram of a programmable 
divider chain for the PLL system 600. Exemplarily, the first 
three stages use a D-type master-slave flip-flop-based divider. 
Resistive load can be used to achieve a higher range of divi-
sions. A programmable divider can be implemented after the 
third master-slave divider. A multiplexer is used to control the 
division ratio. After that, a low frequency divider can be used 
to feed the phase frequency detector, as required. From FIG. 
6, the division ratios achieved can be 8*L*N, 8*L*(N+l), 
8*L *(N+2), 8*L *(N+3), and so on using digital controls. In 
an exemplary embodiment, the whole divider chain exhibits a 
power consumption of approximately 20 mW. For a less than 
approximately 200 m V amplitude input signal, this divider 
can divide frequencies ranging from approximately 18 GHz 
to 36 GHz. 
FIG. 7 illustrates a schematic of a charge-pump. FIG. 8 
illustrates graphical representation of a control voltage for the 
PLL for approximately 1 MHz reference frequency step. 
These generally include the PLL block, which include a phase 
frequency detector (PFD), a charge pump, and a loop filter. 
Exemplarily, the PFD can be implemented using the DFF-
based (D-flip-flop) architecture. The charge pump can imple-
ment a conventional single-ended topology with enclosed 
biasing circuitry, particularly to the extent of controlling the 
output current by means of a single voltage input (vncp) as 
shown in FIG. 7. For example, this voltage can be used as the 
PLL on/off (PLLC) controls. The loop filter, on the other 
hand, can be implemented as a passive RC type. FIG. 8 shows 
the VCO control voltage for a frequency step of approxi-
mately 1 MHz of the reference frequency from approximately 
52 MHz to approximately 53 MHz. The locking time is shown 
to be roughly equal to approximately 1.1 µs. 
FIG. 9 illustrates simulated control characteristics of the 
VCO system. FIG.10 illustrates locking characteristics of the 
VCO system. A dual-band switching VCO can be imple-
mented with a programmable divider of four different chan-
nel options in a standard 90 nm CMOS process. The identified 
bands given PLL output range being approximately 100 m V 
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as required given the programmability of the divider section. 
At around approximately 60 GHz or approximately 77 GHz, 
even a band as wide as approximately 20 GHz is ascertainable 
using this topology extending this topology to multiple cores. 
Further, the described topology assures a better power con-
sistency over frequency ranges. In a single cross-coupled core 
having larger varactor, the output power changes a lot with 
frequencies for large variation of capacitances. In the exem-
plary embodiment, each cross-coupled core works for a 2-4 
10 GHz range and as a result the output power is more stable for 
the full band. More so, a part of the full range can be used by 
over-designing the oscillators. 
In an exemplary embodiment, the design can overcome the 
wide band LO generation shortcomings of CMOS technolo-
15 gies in 60 GHz applications. At these frequencies, existing 
sub-10 GHz topologies do not apply well. 
In an exemplary embodiment, the design can avoid the 
complexity of base-band circuitry by shifting the channel in 
LO scheme. Specifically, because the IF frequency is centered 
20 at the same frequency for the full band, it can reduce the 
challenges for designing broad band high-gain amplifiers in 
IF domain for super-heterodyne architectures. 
In addition, in an exemplary embodiment, the design can 
be scalable in nature, i.e., the number of cross-coupled cores 
25 with an optimized layout can be used for a larger tuning range. 
In addition, this concept can also be utilized at many milli-
meter-wave frequencies. 
Phase Locked Loop (PLL) Exemplary Embodiment 
In another exemplary embodiment, a purpose of the pre-
30 sented programmable divider is to enable frequency-channel 
selection capability in a PLL frequency synthesizer system. A 
programmable divider in the feedback loop can be used, to 
obtain an output channel spacing equal to an integral multiple 
of the PLL input reference frequency. The maximum input 
35 frequency range for this device is up to approximately 5 GHz 
with approximately 7 .14 mW power consumption, while the 
available division ratio ranges from 24 to 27 in unity steps. 
Conventionally, the 7 GHz unlicensed band around 
approximately 60 GHz (in the U.S. the frequency range of 
40 approximately 57 to approximately 64 GHz is available) pro-
vides the possibility of multi-gigabit wireless transmissions 
and enables the implementation of various applications as 
Wireless-Local Area Networks (WLAN), Wireless-Personal 
Area Networks (WPAN), or Wireless-High Definition Mul-
45 timedia Interface (WHDMI). The implementation of such 
transmit/receive or transceiver devices in a standard CMOS 
process has the advantage of cutting down the overall system 
cost with respect to more expensive silicon compound tech-
to approximately 900 m V are approximately 48.7 to approxi-
mately 52.6 GHz and approximately 52.4 to approximately 
56.5 GHz. The total covered range is approximately 8 GHz. 
The PLL locking phenomenon can be demonstrated for two 50 
different frequencies: approximately 51 GHz and approxi-
mately 54 GHz. These two frequencies are in two different 
bands of the complete VCO system. The locking time (shown 
nologies, for example, such as silicon germanium (Si Ge). 
In the overall transceiver system architecture, frequency 
synthesis from a fixed reference frequency (i.e., from a crystal 
oscillator) is an essential building block. Because of the high 
frequency range involved, better noise performances and 
channel selection availability through loop division ratio in FIG. 10) is approximately 1.3 µs. 
Exemplary embodiments of the present invention provide 
high wide band VCO implementation that can be imple-
mented in 90 nm CMOS technology, independent of perfor-
mances of MOS switches at higher frequencies. Further, the 
use of large varactors is avoided and thus the phase noise 
performance of the multi-band VCO is improved over a single 
cross-coupled core with larger varactor. A cross-coupled 
VCO implementation has a higher output power than a push-
push differential topology. And by using switches, the DC 
power reduces power consumption, especially when com-
pared to a push-push oscillator. 
In addition, the same topology can be used for more than 
two bands. Also, these bands can comprise as many channels 
55 modulation, PLL frequency synthesis is the natural choice for 
such an application. The implementation of channel selection 
requires programmable frequency dividers operating at high 
frequency. Moreover, hopping from one channel to an adja-
cent one involves unity steps in the division ratio, therefore 
60 excluding, at least for some channels, conventional T-FF r 
dividers. For a 60 GHz application, the very first frequency 
division (e.g., down to approximately 30 GHz) is usually 
implemented through an ILD and the subsequent fixed divi-
sion ratio dividers can be implemented using a dynamic mas-
65 ter-slave topology. At the end of this chain, the programmable 
frequency divider can be placed with less stringent maximum 
operating frequency requirements. This frequency scaling 
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technique causes the minimum output frequency step to be 
wider than the input reference frequency by a factor equal to 
the fixed division ratio chain. Though the channel spacing in 
the 60 GHz band is in the order of approximately 2 GHz, the 
use of input reference frequency in the order of tens of MHz 5 
can facilitate achieving a fixed division ratio up to approxi-
mately 80-100. 
FIGS. 11-20 illustrate general building blocks that can be 
implemented for the PLL system 600. 
FIG. 11 illustrates a block diagram of a programmable 10 
frequency divider system. As can be seen FIG. 11, the divider 
comprises four fixed division ratio chains ranging from 24 to 
27. The desired output frequency can be then selected through 
a four to one output multiplexer using two control bits (A and 
15 
B). The implementation of this architecture can be based on 
the synthesis of each divider chain and the design of each 
divider block. An exemplary number of desired divider 
blocks is five, e.g., divide-by-2 (FIG. 12A), divide-by-8 (FIG. 
12B), divide-by-3 (FIG. 13), divide-by-5 (FIG. 15) and 20 
divide-by-13 (FIG.17). 
FIG. 12A illustrates a schematic of a toggle flip-flop for a 
divide-by-2 divider circuit, while FIG. 12B illustrates a sche-
matic of a cascaded toggle flip-flop divide-by-8 divider cir-
cuit. The divide-by-2 block (see FIG. 12A) can be imple- 25 
mented by a simple toggle flip-flop (T-FF), while the divide-
by-8 block (see FIG.12B) (as can be done for r dividers) can 
be implemented by cascading three divide-by-2 blocks. 
FIG. 13 illustrates a schematic of a toggle flip-flop for a 
divide-by-3 divider circuit. FIG. 14 illustrates a schematic of 30 
a toggle flip-flop for divide-by-N divider circuit. The odd 
division ratio can be obtained by placing a variable delay in 
the feedback loop. The delay is dependent on the input value 
of the half-transparent register that is transparent when its 
input is a logic 1 and positive edge-triggered with respect to a 35 
logic 0 input. This way the output signal can be logic 1 for one 
period of the input clock and logic 0 for two input clock 
cycles. The divide-by-5 circuit can be implemented general-
izing the above architecture placing additional input registers, 
as shown in FIG. 14. 40 
Referring now to FIGS. 15-17, FIG. 15 illustrates a D-flip-
flop for divide-by-3 and divide-by-5 circuits and FIG. 16 
illustrates a half-transparent register circuit design. As for 
FIG. 17, a divide-by-13 divider circuit is illustrated and is 
implemented using a synchronous JK-flip-flop architecture 45 
with a clocked reset. 
Generally, this divider has been implemented trying to 
minimize series connections between logic gates to the extent 
of minimizing the total delay to generate the synchronous 
reset. The maximum operating frequency for this divider can 50 
be set by the time needed to reset the counter once the count-
ing sequence reaches 12 (because it starts at 0). To avoid 
critical races issues, the reset signal is synchronized using a 
D-FF clocked with the input clock signal. 
As shown in FIG. 18, the JK-flip-flop can be implemented 55 
using the same D-flip-flop of the divide-by-2 circuit and the 
divide-by-8 circuits. 
As shown in FIG.19, the transistor-level D-flip-flop can be 
implemented with a fast RESET signal. 
The output multiplexer preferably selects the desired divi- 60 
sion ratio. Implementation of this is shown in FIG. 20. 
In this approach, the PLL represents a trade-off between 
dynamic charge-sharing logic dividers and a purely static 
architecture offering higher maximum speed of operations 
with respect to previously published dividers and obtaining a 65 
much lower overall power consumption for the complete 
programmable divider. 
10 
The addition of a fast reset implementation in the evalua-
tion stage of the dynamic D-FF (FIG. 9) allows higher speed 
reset in the divide-by-13 divider compared with traditional 
static D-FF designs. 
The implemented architecture can be modular and there-
fore easily expandable. For example, addition of new fre-
quency division ratios and/or output charmels can be done by 
adding the required divider chains and setting the needed 
number of control bits to the output multiplexer. 
Because the presented programmable frequency divider is 
suited for PLL applications, 50% output frequency duty-
cycle is not required for the edge-triggered logic imple-
mented in most phase-frequency detectors (PFDs). In fact, 
this allows the simplification of the divider architecture and 
allows for higher maximum operating frequencies. 
Further, power consumption can be reduced, without any 
maximum speed degradation, by switching off the unused 
divider chains when the desired one is selected by the output 
multiplexer. 
Because the maximum bandwidth for standard CMOS 
implementations is in the order of approximately 5-8% of the 
60 GHz center frequency, charmel switching capability is 
desired to exploit the entirety of the 7 GHz frequency spec-
trum. Moreover, recent developments in the standard defini-
tion (i.e., IEEE 802.15 working group for WPAN) set the 
channel bandwidth to be in the order of2 GHz, thus requiring 
a channel selection implementation in a multiplexed opera-
tional environment. 
While embodiments of the invention have been disclosed 
in its preferred forms, it will be apparent to those skilled in the 
art that many modifications, additions, and deletions can be 
made therein without departing from the spirit and scope of 
the invention and its equivalents, as set forth in the following 
claims. 
What is claimed is: 
1. A voltage controlled oscillator-phase lock loop (VCO-
PLL) system comprising: 
a voltage controlled oscillator (VCO) system comprising: 
a control circuit; 
a first cross-coupled oscillator system adapted to receive 
a source voltage, the first cross-coupled oscillator sys-
tem comprising: 
a first transistor comprising a first source, a first gate, 
and a first drain, the first source coupled to the 
source voltage, the first gate coupled to the control 
circuit; 
a first inductor comprising a first end and a second 
end, the first end coupled to the first drain of the first 
transistor, and the second end coupled to a first 
node; 
a second inductor comprising a first end and a second 
end, the first end coupled to the first drain of the first 
transistor, and the second end coupled to a second 
node; 
a first varactor coupled between the first node and a 
first tuning voltage controlled by the control cir-
cuit; 
a second varactor coupled between the second node 
and the first tuning voltage controlled by the con-
trol circuit; 
a second transistor comprising a second source, a 
second gate, and a second drain, the second drain 
coupled to the first node, the second gate coupled 
the second node, and the second source coupled to 
a ground signal; and 
a third transistor comprising a third source, a third 
gate, and a third drain, the third drain coupled to the 
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second node, the third gate coupled the first node, 
and the third source coupled to the ground signal; 
a second cross-coupled oscillator system adapted to 
receive the source voltage, the second cross-coupled 
oscillator system comprising: 
a fourth transistor comprising a fourth source, a fourth 
gate, and a fourth drain, the fourth source coupled 
to the source voltage, the fourth gate coupled to the 
control circuit; 
a third inductor comprising a first end and a second 10 
end, the first end coupled to the fourth drain of the 
fourth transistor, and the second end coupled to a 
third node; 
a fourth inductor comprising a first end and a second 
15 
end, the first end coupled to the fourth drain of the 
fourth transistor, and the second end coupled to a 
fourth node; 
a third varactor coupled between the third node and a 
second tuning voltage controlled by the control 20 
circuit; 
a fourth varactorcoupled between the fourth node and 
the second tuning voltage controlled by the control 
circuit; 
a fifth transistor comprising a fifth source, a fifth gate, 25 
and a fifth drain, the fifth drain coupled to the third 
node, the fifth gate coupled the fourth node, and the 
fifth source coupled to the ground signal; and 
a sixth transistor comprising a sixth source, a sixth 
gate, and a sixth drain, the sixth drain coupled to the 30 
fourth node, the sixth gate coupled the third node, 
and the sixth source coupled to the ground signal; 
and 
a phase-locked-loop (PLL) system; and 
a mixer system. 
2. The VCO-PLL system of claim 1, further comprising a 
plurality of isolation buffer systems adapted to protect the 
first and second cross-coupled oscillator systems, wherein 
each of the plurality of isolation buffer systems comprising: 
35 
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a second buffer capacitor coupled between the second 
buffer transistor source and a second output; 
a third isolation buffer system the third isolation buffer 
system comprising: 
a third buffer transistor comprising a third buffer tran-
sistor source, a third buffer transistor gate, and a third 
buffer transistor drain, the third buffer transistor drain 
coupled to a second buffer voltage, the third buffer 
transistor gate coupled to the fifth drain of the fifth 
transistor of the second cross-coupled oscillator sys-
tem; and 
a third buffer capacitor coupled between the third buffer 
transistor source and a third output; and 
a fourth isolation buffer system, the fourth isolation buffer 
system comprising: 
a fourth buffer transistor comprising a fourth buffer tran-
sistor source, a fourth buffer transistor gate, and a 
fourth buffer transistor drain, the fourth buffer tran-
sistor drain coupled to the second buffer voltage, the 
fourth buffer transistor gate coupled to the sixth drain 
of the sixth transistor of the second cross-coupled 
oscillator system; and 
a fourth buffer capacitor coupled between the fourth 
buffer transistor source and a fourth output. 
4. The VCO-PLL system of claim 3, 
wherein the first, second, third, and fourth buffer systems 
are coupled to one another, and wherein 
the first output of the first isolation buffer system is coupled 
to the third output of the third isolation buffer system 
absent additional, external circuitry; and 
the second output of the second isolation buffer system is 
coupled to the fourth output of the fourth isolation buffer 
system absent additional, external circuitry. 
5. The VCO-PLL system of claim 2, each of the plurality of 
isolation buffer systems further comprising a buffer current 
positioned between the buffer transistor source of the buffer 
transistor and the ground signal. 
6. The VCO-PLL system of claim 2, the control circuit 
a buffer transistor comprising a buffer transistor source, a 
buffer transistor gate, and a buffer transistor drain, the 
buffer transistor drain coupled to a buffer voltage, the 
buffer transistor gate coupled to the drain of one of the 
second, third, fifth, or sixth transistors; and 
40 adapted to control the first cross-coupled oscillator system 
and the second cross-coupled oscillator system, such that 
wherein the control circuit enables switching on and off the 
first and second cross-coupled oscillator systems, wherein 
when one cross-coupled oscillator system is on the other is 
a buffer capacitor coupled between the buffer transistor 
source and an output of the isolation buffer system. 
45 off. 
3. The VCO-PLL system of claim 2, further comprising: 
a first isolation buffer system the first isolation buffer sys-
tem comprising: 
a first buffer transistor comprising a first buffer transistor 50 
source, a first buffer transistor gate, and a first buffer 
transistor drain, the first buffer transistor drain 
coupled to a first buffer voltage, the first buffer tran-
sistor gate coupled to the second drain of the second 
transistor of the first cross-coupled oscillator system; 55 
and 
a first buffer capacitor coupled between the first buffer 
transistor source and a first output; 
a second isolation buffer system the second isolation buffer 
system comprising: 
a second buffer transistor comprising a second buffer 
transistor source, a second buffer transistor gate, and 
60 
a second buffer transistor drain, the second buffer 
transistor drain coupled to the first buffer voltage, the 
second buffer transistor gate coupled to the third drain 65 
of the third transistor of the first cross-coupled oscil-
lator system; and 
7. The VCO-PLL system of claim 2, the VCO system 
comprising a multi-band switched design absent external cir-
cuitry for combining multi-band outputs. 
8. The VCO-PLL system of claim 2, the VCO system 
implementing four-channels operating at millimeter wave 
frequencies, wherein each VCO system supports two chan-
nels each. 
9. A voltage controlled oscillator-phase lock loop (VCO-
PLL) system comprising: 
a control circuit; 
a voltage controlled oscillator (VCO) system implement-
ing a four-channel architecture configured to operate at 
millimeter wave frequencies, wherein two bands sup-
port two charmels each, the VCO system comprising: 
a first cross-coupled oscillator system adapted to receive 
a source voltage; the first cross-coupled oscillator 
system comprising: 
a first transistor comprising a first source, a first gate, 
and a first drain, the first source coupled to a source 
voltage, the first gate coupled to a control circuit; 
a first inductor coupled at a first end to the first drain 
of the first transistor; 
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a second inductor coupled at a first end to the first 
drain of the first transistor; 
a first varactor coupled between the second end of the 
first inductor and a first tuning voltage controlled 
by the control circuit; 
a second varactor coupled between the second end of 
the second transistor and the first tuning voltage 
controlled by the control circuit; 
a second transistor comprising a second source, a 
second gate, and a second drain, the second drain 10 
coupled to the second end of the first inductor, the 
second gate coupled the second end of the second 
inductor, and the second source coupled to a 
ground signal; and 
a third transistor comprising a third source, a third 15 
gate, and a third drain, the third drain coupled to the 
second end of the second inductor, the third gate 
coupled the second end of the first inductor, and the 
third source coupled to the ground signal; 
a second cross-coupled oscillator system adapted to 20 
receive the source voltage, the second cross-coupled 
oscillator system comprising: 
a fourth transistor comprising a fourth source, a fourth 
gate, and a fourth drain, the fourth source coupled 
to the source voltage, the fourth gate coupled to the 25 
control circuit; 
a third inductor coupled at a first end to the fourth 
drain of the fourth transistor; 
a fourth inductor coupled at a first end to the fourth 
drain of the fourth transistor; 30 
a third varactorcoupled between the second end of the 
third inductor and a second tuning voltage con-
trolled by the control circuit; 
a fourth varactor coupled between the second end of 
the fourth inductor and the second tuning voltage 35 
controlled by the control circuit; 
a fifth transistor comprising a fifth source, a fifth gate, 
and a fifth drain, the fifth drain coupled to the 
second end of the third inductor, the fifth gate 
coupled the second end of the fourth inductor, and 40 
the fifth source coupled to the ground signal; and 
a sixth transistor comprising a sixth source, a sixth 
gate, and a sixth drain, the sixth drain coupled to the 
second end of the fourth inductor, the sixth gate 
coupled the second end of the third inductor, and 45 
the sixth source coupled to the ground signal; and 
a first isolation buffer system adapted to protect the first 
cross-coupled oscillator system, the first isolation 
buffer system generates a first buffer output, the first 
isolation buffer system comprising: 50 
a first buffer transistor comprising a first buffer tran-
sistor source, a first buffer transistor gate, and a first 
buffer transistor drain, the first buffer transistor 
drain coupled to a first buffer voltage, the first 
buffer transistor gate coupled to the second drain of 55 
the second transistor of the first cross-coupled 
oscillator system; and 
a first buffer capacitor coupled between the first buffer 
transistor source and the first buffer output; 
a second isolation buffer system adapted to protect the 60 
first cross-coupled oscillator system, the second iso-
lation buffer system generates a second buffer output, 
the second isolation buffer system comprising: 
a second buffer transistor comprising a second buffer 
transistor source, a second buffer transistor gate, 65 
and a second buffer transistor drain, the second 
buffer transistor drain coupled to the first buffer 
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voltage, the second buffer transistor gate coupled to 
the third drain of the third transistor of the first 
cross-coupled oscillator system; and 
a second buffer capacitor coupled between the second 
buffer transistor source and the second buffer out-
put; 
a third isolation buffer system adapted to protect the 
second cross-coupled oscillator system, the third iso-
lation buffer system generates a third buffer output, 
the third isolation buffer system comprising: 
a third buffer transistor comprising a third buffer tran-
sistor source, a third buffer transistor gate, and a 
third buffer transistor drain, the third buffer transis-
tor drain coupled to a second buffer voltage, the 
third buffer transistor gate coupled to the fifth drain 
of the fifth transistor of the second cross-coupled 
oscillator system; and 
a third buffer capacitor coupled between the third 
buffer transistor source and the third buffer output. 
a fourth isolation buffer system adapted to protect the 
second cross-coupled oscillator system, the fourth 
isolation buffer system generates a fourth buffer out-
put, the fourth isolation buffer system comprising: 
a fourth buffer transistor comprising a fourth buffer 
transistor source, a fourth buffer transistor gate, and 
a fourth buffer transistor drain, the fourth buffer 
transistor drain coupled to the second buffer volt-
age, the fourth buffer transistor gate coupled to the 
sixth drain of the sixth transistor of the second 
cross-coupled oscillator system; and 
a fourth buffer capacitor coupled between the fourth 
buffer transistor source and the fourth buffer out-
put; 
a phase-locked-loop (PLL) system; and 
a mixer system, 
wherein the first buffer output of the first isolation buffer 
system is coupled to the third buffer output of the third 
isolation buffer system; and 
wherein the second buffer output of the third isolation 
buffer system is coupled to the fourth bufferoutput of the 
fourth isolation buffer system. 
10. The VCO-PLL system of claim 9, further comprising: 
a first differential amplifier and a second differential ampli-
fier each coupled to the first, second, third and fourth 
buffer outputs of the first, second, third, and fourth iso-
lation buffer systems; 
the first differential amplifier coupled to the PLL system; 
and 
the second differential amplifier coupled to the mixer sys-
tem. 
11. The VCO-PLL system of claim 9, the VCO system 
comprising a multi-band switched design absent external cir-
cuitry for combining multi-band outputs. 
12. The VCO-PLL system of claim 9, each of the first, 
second, third, and fourth isolation buffer systems further 
comprising a buffer current positioned between its respective 
buffer transistor source and the ground signal. 
13. The VCO-PLL system of claim 9, the control circuit 
adapted to control the first cross-coupled oscillator system 
and the second cross-coupled oscillator system, such that the 
control circuit enables switching on and off the first and 
second cross-coupled oscillator systems, wherein when one 
cross-coupled oscillator system is on the other is off. 
14. The VCO-PLL system of claim 2, the PLL system 
configured to independently control the first cross-coupled 
oscillator system and the second cross-coupled oscillator sys-
tem of the VCO system. 
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15. The VCO-PLL system of claim 1, further comprising: 
a first isolation buffer system comprising a first buffer 
transistor, the first buffer transistor comprising a first 
buffer transistor gate coupled to the second drain of the 
second transistor of the first cross-coupled oscillator 
system; 
a second isolation buffer system comprising a second 
buffer transistor, the second buffer transistor comprising 
a second buffer transistor gate coupled to the third drain 
of the third transistor of the first cross-coupled oscillator 
system; 
a third isolation buffer system comprising a third buffer 
transistor, the third buffer transistor comprising a third 
buffer transistor gate coupled to the fifth drain of the fifth 
transistor of the second cross-coupled oscillator system; 
and 
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16. The VCO-PLL system of claim 3, wherein the control 
circuit is adapted to control the first cross-coupled oscillator 
system and a buffer current of the first and second isolation 
buffer systems together, and the second cross-coupled oscil-
lator system with a buffer current of the third and fourth 
isolation buffer systems together, wherein the control circuit 
enables switching on and off the first and second cross-
coupled oscillator systems along with their corresponding 
isolation buffer systems, such that when one cross-coupled 
10 oscillator system is ON the other is OFF. 
17. The VCO-PLL system of claim 3, wherein the first and 
second isolation buffers provide high impedances to the third 
and fourth isolation buffer systems when the first cross-
coupled oscillator system and the first and second isolation 
15 buffer currents are in an OFF state, and wherein the third and 
fourth isolation buffers provide high impedances to the first 
and second isolation buffer systems when the second cross-
coupled oscillator system and the third and fourth isolation 
buffer current are in an OFF state. 
a fourth isolation buffer system comprising a fourth buffer 
transistor, the fourth buffer transistor comprising a 
fourth buffer transistor gate coupled to the sixth drain of 
the sixth transistor of the second cross-coupled oscilla- 20 
tor system. * * * * * 
